FIG. 1 CONVENTIONAL ART




FIG.2 CONVENTIONAL ART

)		មានការ មានការពេលពេលពេលពេលពេលពេលការការបានការការការការការការការការការការការការការក
Video Mode	4	PinName Ock (XGA: 65MHz) (Falling Egde 에서 Latch)	<i>൧</i> ൚ഩഩഩഩഩഩഩഩഩ൷ഩ൷൝൝൝൝൜൩ഩഩ൷൷൝൝൝൝൝
•	٠ ٧	Video Data	ពរកពេសពេសពេសពេសពេសពេសពេសពេសពេសនេសាវាសាសាសាសាសាសាសាសាសាសាសាសាសាសាសាសាសាស
			uiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii
	4	Toggle at Dclk Rising	
			ការការពេសសមាលាធានាការនាសាការបានសក្សាជានាការការការការការការបានការការបានចេញការការការការការការការការការការការការក
	2	Odd Data La1ch	
	9	FOUR TIMES Toggle	<i>John Wordshortshorts</i>
		SIGNAL INVERSION	ព្រះពេញពេញពេញខេត្តពេញខេត្តពេញខេត្តពាជាជាជាជាជាជាជាជាជាជាជាជាជាជាជាជាជាជាជ
WHEN THE NUMBER OF	2	Even Data Latch	2 1 4 1 6 1 8 1 8 1 8 1 8 1 8 1 8 1 8 1 8 1 8
DCLK AT DE BLANKING INTERVAL IS EVEN	- ∞	FOUR TIMES Toggle	www.www.www.
NUMBER(n)		SIGNAL INVERSION	N N N N N N N N N N N N N N N N N N N
	6	Even Data Latch	1
	10	FOUR TIMES Toggle	<i>"</i>
	=		12~0 21.41.61.61.61.61.61.61.61.61.61.61.61.61.61
	12	Odd Data (D-IC INPUT Video Signal)	12~n <u>[1] 1 </u>
	13	Odd Enable	12 2
T	7	dSS	
	,	FOUR TIMES Toggle	
WHEN THE NUMBER OF	_	6 Even Data (D-IC INPUT Video Signal)	12-n+1 <u>-2 1 1 6 1 8 1 0 1 2 1 4 1 10 1 3 1 2 1 3 1 2 1 2 1 2 1 2 1 2 1 2 1 2</u>
INTERVAL IS ODD		17 Odd Data (D-IC INPUT Video Signal)	12-n+1 1 1 3 1 3 1 3 1 3 1 3 1 3 1 3 1 3 1 3
NUMBER(n+1)	=	8 Data Enable	123
		9 SSP	

FIG.3 CONVENTIONAL ART




FIG.4 CONVENTIONAL ART





FIG.5






FIG.7




FIG.8

	11224515715191919191919
I_DE Dclk SSC	
SSC SSP	
	1 7 5 7 9 11
	2 4 6 8 10 12
DE	
RESET	1 2 3 4 5 6 7 6 9 10 11

FIG.9A




FIG.9B




FIG.10A




FIG.10B




FIG.11A




FIG.11B

